combinational circuit

常見(jiàn)例句

The paper proposes a mew method for testing combinational digital circuit which is based on the VHDL language.
本文提出了一種新的基于VHDL語(yǔ)言的組合數(shù)字電路測(cè)試碼自動(dòng)生成方法。
d.wanfangdata.com.cn
A combinational circuit that has three inputs that are an augend , D, an addend, E, and carry digit transferred from another digit place, F, and two outputs that are a '.
三個(gè)輸入端是：被加數(shù)d、加數(shù)e以及從另一個(gè)數(shù)位傳來(lái)的進(jìn)位數(shù)f；兩個(gè)輸出端是：無(wú)進(jìn)位和數(shù)t及新的進(jìn)位數(shù)r。
Results indicate that when fault duration is shorter than phase difference of three clocks, enhanced ST-TMR can almost mask the SEU in combinational logic circuit and clock line.
故障注入的結(jié)果顯示，時(shí)空三模冗余技術(shù)在故障持續(xù)時(shí)間不大于三路時(shí)鐘的相位差的情況下，可以很好的屏蔽組合邏輯和時(shí)鐘線的單粒子翻轉(zhuǎn)（SEU）事件。